

8255A

Programmable Peripheral Interface Advanced MOS/LSI


DISTINCTIVE CHARACTERISTICS

- Direct bit set/reset capability easing control application interface
- Reduces system package count
- Improved DC driving capability
- 24 programmable I/O pins
- Completely TTL compatible
- Fully compatible with 8080A and 8085A microprocessor families
- Improved timing characteristics
- Military version available

GENERAL DESCRIPTION


The 8255A is a general purpose programmable I/O device designed for use with 8080A and 8085A microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and used in three major modes of operation. In the first mode, each group of twelve I/O pins may be programmed in sets of 4 and 8 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins three are used for handshaking and interrupt control signals. The third mode of operation (Mode 2) is a bidirectional bus mode which uses eight lines for a bidirectional bus, and five lines, borrowing one from the other group, for handshaking.

8255A BLOCK DIAGRAM



ORDERING INFORMATION

Package Type	Ambient Temperature Specification	Order Numbers	
		t _{WV} = 400ns	t _{WV} = 300ns
Molded DIP	0°C ≤ T _A ≤ 70°C	P8255A	P8255A-5
Hermetic DIP		D8255A	D8255A-5
Hermetic DIP	-40°C ≤ T _A ≤ 85°C	ID8255A	ID8255A-5
Hermetic DIP	-55°C ≤ T _A ≤ 125°C	MD8255AB	

CONNECTION DIAGRAM – Top View
D-40-1, P-40-1

PIN NAMES

D ₇ -D ₀	Data Bus (Bi-Directional)
Reset	Reset Input
CS	Chip Select
RD	Read Input
WR	Write Input
A ₀ , A ₁	Port Address
PA ₇ -PA ₀	Port A (Bit)
PB ₇ -PB ₀	Port B (Bit)
PC ₇ -PC ₀	Port C (Bit)
V _{CC}	+5 Volts
GND	0 Volts


MAXIMUM RATINGS above which useful life may be impaired

Storage Temperature	-65 to +150°C
V _{CC} with Respect to V _{SS}	-0.5 to +7.0V
All Signal Voltages with Respect to V _{SS}	-0.5 to +7.0V
Power Dissipation	1.0W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

CAPACITANCE T_A = 25°C; V_{CC} = GND = 0V

Parameter	Description	Test Conditions	Min.	Typ.	Max.	Unit
C _{IN}	Input Capacitance	f _c = 1MHz			10	pF
C _{I/O}	I/O Capacitance	Unmeasured pins returned to GND			20	pF


TEST LOAD CIRCUIT (FOR DATA BUS)

*V_{EXT} is set at various voltages during testing to guarantee the specification.

OPERATING RANGE

Part Number	Ambient Temperature	V _{CC}	V _{SS}
D8255A, P8255A D8255A-5, P8255A-5	0°C ≤ T _A ≤ 70°C	5V ± 5%	0V
ID8255A ID8255A-5	-40°C ≤ T _A ≤ 85°C	5V ± 10%	0V
MD8255AB	-55°C ≤ T _A ≤ 125°C	5V ± 10%	0V

DC CHARACTERISTICS over operating range

Parameters	Description	Test Conditions	Min	Max	Units
V _{IL}	Input Low Voltage		-0.5	0.8	Volts
V _{IH}	Input High Voltage		2.0	V _{CC}	Volts
V _{OL(DB)}	Output Low Voltage (Data Bus)	I _{OL} = 2.5mA		0.45	Volts
V _{OL(PER)}	Output Low Voltage (Peripheral Port)	I _{OL} = 1.7mA		0.45	Volts
V _{OH(DB)}	Output High Voltage (Data Bus)	I _{OH} = -400μA	2.4		Volts
V _{OH(PER)}	Output High Voltage (Peripheral Port)	I _{OH} = -200μA	2.4		Volts
I _{DAR} (Note 1)	Darlington Drive Current	R _{EXT} = 750Ω; V _{EXT} = 1.5V	-1.0	-4.0	mA
I _{CC}	Power Supply Current			120	mA
I _{IL}	Input Load Current	V _{IN} = V _{CC} to 0V		±10	μA
I _{OFL}	Output Float Leakage	V _{OUT} = V _{CC} to 0V		±10	μA

Note 1: Available on any 8 pins from Port B and C.

BUS PARAMETERS:

Read:

Parameter	Description	8255A ID8255A		8255A-5 ID8255A-5		MD8255AB		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{AR}	Address Stable Before READ	0		0		0		ns
t _{RA}	Address Stable After READ	0		0		0		ns
t _{RR}	READ Pulse Width	300		300		300		ns
t _{RD}	Data Valid From READ (Note 1)		250		200		250	ns
t _{DF}	Data Float After READ	10	150	10	100	10	150	ns
t _{RV}	Time Between READs and/or WRITEs	850		850		850		ns

Write:

Parameter	Description	8255A ID8255A		8255A-5 ID8255A-5		MD8255AB		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{AW}	Address Stable Before WRITE	0		0		0		ns
t _{WA}	Address Stable After WRITE	20		20		20		ns
t _{WW}	WRITE Pulse Width	400		300		400		ns
t _{DW}	Data Valid to WRITE (T.E.)	100		100		100		ns
t _{WD}	Data Valid After WRITE	30		30		30		ns

Other Timings:


Parameter	Description	8255A ID8255A		8255A-5 ID8255A-5		MD8255AB		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{WB}	WR = 1 to Output (Note 1)		350		350		350	ns
t _{IR}	Peripheral Data Before RD	0		0		0		ns
t _{HR}	Peripheral Data After RD	0		0		0		ns
t _{AK}	ACK Pulse Width	300		300		300		ns
t _{ST}	STB Pulse Width	500		500		500		ns
t _{PS}	Per. Data Before T.E. of STB	0		0		0		ns
t _{PH}	Per. Data After T.E. of STB	180		180		180		ns
t _{AD}	ACK = 0 to Output (Note 1)		300		300		300	ns
t _{KD}	ACK = 1 to Output Float	20	250	20	250	20	250	ns
t _{WOB}	WR = 1 to OBF = 0 (Note 1)		650		650		650	ns
t _{AOB}	ACK = 0 to OBF = 1 (Note 1)		350		350		350	ns
t _{SIB}	STB = 0 to IBF = 1 (Note 1)		300		300		300	ns
t _{RIB}	RD = 1 to IBF = 0 (Note 1)		300		300		300	ns
t _{RIT}	RD = 0 to INTR = 0 (Note 1)		400		400		400	ns
t _{SIT}	STB = 1 to INTR = 1 (Note 1)		300		300		300	ns
t _{AIT}	ACK = 1 to INTR = 1 (Note 1)		350		350		350	ns
t _{WIT}	WR = 1 to INTR = 0 (Note 1, 3)		450		450		450	ns

Notes: 1. Test Conditions: 8255A/ID8255A/MD8255AB: C_L = 100pF; 8255A-5: C_L = 150pF.

2. Period of Reset pulse must be at least 50μs during or after power on. Subsequent Reset pulse can be 500ns min.


3. INTR ↑ may occur as early as WR ↓.

AC TESTING INPUT, OUTPUT WAVEFORM




AC testing: Inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0."
Timing measurements are made at 2.0V for a logic "1" and 0.8V for a logic "0."


WAVEFORMS




Input Waveforms For A.C. Tests



Mode 0 (Basic Input)




Mode 0 (Basic Output)




Mode 1 (Strobed Input)

WAVEFORMS (Cont.)



04122A-8

Mode 1 (Strobed Output)



04122A-9

Note: Any sequence where \overline{WR} occurs before \overline{ACK} and \overline{STB} occurs before \overline{RD} is permissible.
 (INTR = IBF • MASK • STB • RD + OBF • MASK • ACK • WR)

Mode 2 (Bi-directional)